INTRODUCTION TO IA-32

IA-32

Assembly Language

- 32-bit Intel
- Most common personal computer architecture
- Backwards compatible for IA-64
- Other Names
 - x86, x86-32, i386

History of IA-32

History

- Derives from Intel 16-bit architecture
- First implemented on Intel's 80386 in 1985
- Forked into 64-bit implementations
 - Intel's IA-64 in 1999
 - AMD's AMD64 in 2000

Reference Manuals

- Intel Developer's Manuals
 - Documentation Changes
 - Volume 1: Basic Architecture
 - Volume 2A: Instruction Set Reference A–M
 - Volume 2B: Instruction Set Reference N–Z
 - Volume 3A: System Programming Guide
 - Volume 3B: System Programming Guide

http://www.intel. com/products/processor/manuals/

Assembly Notation

AT&T

- Source precedes destination
- Used commonly in old GNU tools (gcc, gdb, ...)
- Example:

mov \$4, %eax // GP register assignment
mov \$4, %(eax) // Memory assignment

Intel

- Destination precedes source
- Used elsewhere (MASM, NASM, ...)
- Example:

mov eax, 4 // GP register assignment
mov [eax], 4 // Memory assignment

Registers

- Processor Memory
 - Act as variables used by the processor
 - Are addressed directly by name in assembly code
 - Very efficient
 - Good alternative to RAM
 - Many flavors

• • • • •

- Data registers
- Address registers
- Conditional registers
- General purpose registers
- Special purpose registers

31

| 31 | General-Purpose Registers 0 | |
|----|-----------------------------|-----|
| | | EAX |
| | | EBX |
| | | ECX |
| | | EDX |
| | | ESI |
| | | EDI |
| | | EBP |
| | | ESP |
| | Segment Registers | |
| | | CS |
| | | DS |
| | | SS |
| | | |

| | | SS |
|--------------------|-------------------------|----|
| | | ES |
| | | FS |
| | | GS |
| Program Status and | d Control Register 0 | |
| | | 1 |

| | | | EFLAGS |
|----|---------------------|---|--------|
| 31 | Instruction Pointer | 0 | |
| | | | EIP |

General Purpose Registers


- EAX
 - General storage, accumulator, results
- EBX
 - General storage, base, pointer for data in DS segment
- ECX
 - General storage, counter
- EDX
 - General storage, data, I/O pointer
- ESI, EDI
 - General storage, pointer for memory copying operations
 - Source index, destination index

- General Purpose Registers
 - EBP

- Stack "base pointer"
- Current base of stack data
- ESP
 - "Stack pointer"
 - Current location of the stack

- Extended Instruction Pointer (EIP)
 - The program counter
 - Pointer to the next instruction
 - Altered by special instructions only
 JMP, Jcc, CALL, RET, and IRET
 - Exploitation focuses on controlling the EIP


- Status and Control (EFLAGS)
 - Processor info/modes, instruction status flags
 - Basis for conditional code execution



Important Flags

- Carry flag (CF)
 - Set if an arithmetic operation generates a carry bit
- Parity flag (PF)
 - Set if the least-significant byte of a result contains an even number of ones
- Zero flag (ZF)
 - Set if the result is zero
- Sign flag (SF)
 - Equal to the most significant bit of a result
- Overflow flag (OF)
 - Set if integer overflows

Segmentation Memory Management Model • Segmentation



- Segment Registers
 - 16-bit memory segment selectors
 - CS

- Code
- Altered implicitly by calls, exceptions, etc.
- DS
 - Data
- SS
 - Stack
 - May be altered explicitly, allowing for multiple stacks

mov ss:[edx], eax // Segment:[Offset]

- Segment Registers
 - 16-bit memory segment selectors
 - ES

- Data
- FS
 - Data
- GS
 <u>Data</u>

- Other Registers
 - FPU

- STO-ST7, status word, control word, tag word, ...
- MMX
 - MM0-MM7
 - XMM0-XMM7
- Control registers
 - CR0, CR2, CR3, CR4
- System table pointer registers
 GDTR, LDTR, IDTR, task register
- Debug registers
 - DR0, DR1, DR2, DR3, DR6, DR7

Alternate General Purpose Register Names

| General-Purpo | se Registe | ers | | | |
|---------------|------------|-----|---|--------|--------|
| 31 16 | 15 8 | 7 | 0 | 16-bit | 32-bit |
| | AH | AL | | AX | EAX |
| | BH | BL | | BX | EBX |
| | CH | CL | | CX | ECX |
| | DH | DL | | DX | EDX |
| | В | Р | | | EBP |
| | S | I | | | ESI |
| | D | | | | EDI |
| | S | Р | | | ESP |

Instruction Operands

Instructions Operate on:

Registers

- EIP cannot be an operand
 - □ Why? ... What was EIP again?

mov

- Immediates
 - Literal, constant values

mov eax, 4

 Memory addresses
 Use other operands as pointers to address memory

[eax],

Operand Addressing

- Instruction Addressing
 - Sources are addressed by:
 - Immediates

- Pointers in registers
- Pointers in memory locations
- An I/O port
- Destinations are addressed by:
 - Pointers in registers
 - Pointers in memory locations
 - An I/O port

Operand Addressing


Relative Offset Computation

Displacement

None, 8, 16, or 32-bits


Base

- Value in GP register
- Index
 - Value in GP register
- Scale factor
 1, 2, 4, or 8
 Multiplier for index



mov eax, [esi + ecx*4 + 4]

Data Types



Common IA-32 Instructions

Move Instruction

MOV

Moves a value from a source to a destination

mov eax, 4 // eax = 4

No Operation (NOP)

NOP

- Doesn't do anything
- Handy placeholder
 - Also handy for shellcoding
- Hex value
 - \x90

Arithmetic Instructions

ADD, ADC

Add, add with carry

ADD eax, 1 // Equivalent to INC eax

- SUB, SUBB
 - Subtract, subtract with borrow
- MUL, IMUL
 - Multiply
- DIV, IDIV
 - Divide
- NEG
 - Two's-complement negate

Binary Logic Instructions

- AND, OR, NOT
 - And, or, not
- XOR

Xor trick (used by compilers and shellcoders)
 Equivalent to "eax = eax ^ eax;" in C

xor eax, eax

Binary Operation Instructions

SAL, SAR

- Shift arithmetically left/right
- SHL, SHR
 - Shift logically left/right

Load Instructions

LEA

- May use relative or absolute address
- Typically used to create an absolute address from relative offsets in a general purpose register
- LDS
 - Load pointer using DS
- LES
 - Load ES with pointer

Compare Instructions

- CMP (aka arithmetic compare)
 - Compares two numbers

- Performs a subtraction (SRC1 SRC2)
- Sets CF, OF, SF, ZF, AF, and PF flags
- TEST (aka logical compare)
 - Compares two numbers
 - Sets SF, ZF, PF (also sets CF, OF to zero)

```
TEMP \leftarrow SRC1 AND SRC2;

SF \leftarrow MSB(TEMP);

IF TEMP = 0

THEN ZF \leftarrow 1;

ELSE ZF \leftarrow 0;

PF \leftarrow BitwiseXNOR(TEMP[0:7]);

CF \leftarrow 0;

OF \leftarrow 0;
```

Jump Instructions

JMP

- Unconditional transfer of code execution
- May use relative or absolute address

Conditional Jump Instructions


Jcc

- cc is called the conditional code
- Conditional codes
 - JE/JZ (jump equal/zero, ZF = 1)
 - JNE/JNZ (jump not equal/not zero, ZF = 0)
 - JECXZ (jump ECX zero, ECX = 0)
 - JGE/JNL (jump greater, equal/not less, (SF xor OF) = 0)
 - **...**
- JA, JAE, JB, JBE, JC, JCXZ, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ



LIFO Memory Structure


 x86: stack grows downward (high to low addresses)




Stack Instructions

PUSH

Decrement stack pointer, put operand at



Load stack value, increment stack pointer



Stack Instructions

PUSHA

- Push all GP registers to the stack
- POPA
 - Pop data from stack into all GP registers
- ENTER
 - Enter stack frame

push ebp; mov ebp, esp

- LEAVE
 - Leave stack frame

mov esp, ebp; pop ebp

Near Call and Return Instructions

Near Call/Return

- Intrasegment call/return
- Call or return to code in the same code segment
- Far Call/Return
 - Intersegment call/return
 - Call or return to code not in the same segment

Near Call and Return Instructions


Near Call (CALL)

- Pushes the current EIP (the return address)
- Loads the offset of the called procedure
- Near Return (denoted RET or RETN)
 - Pops the return address into EIP
 - If optional n argument, increment ESP by n
 For clearing out parameters

Far Call and Return Instructions

- Far Call (CALL)
 - Pushes the current CS (the return code segment)
 - Pushes the current EIP (the return address)
 - Loads the CS, offset of the called procedure
- Far Return (denoted RET or RETF)
 - Pops the return address into EIP
 - Pops the return code segment
 - If optional n argument, increment ESP by n
 For clearing out parameters

Calls and Returns



Note: On a near or far return, parameters are released from the stack based on the optional *n* operand in the RET *n* instruction.

Calls and Returns

| | <pre>#include <stdio.h> #include <stdlib.h></stdlib.h></stdio.h></pre> |
|--|--|
| | <pre>void print_num(int, int, int);</pre> |
| | <pre>void main(int argc, char *argv[]) { print_num(1, 2, 3); }</pre> |
| | <pre>void print_num(int i1, int i2, int i3) { printf("%n, %n, %n\n", i1,i2, i3); }</pre> |
| 00401031 . B8 CCCCCCCC | MOV EAX, CCCCCCCC |
| 00401036 . F3:AB 00401038 . 6A 03 | REP STOS DWORD PTR ES:[EDI] |
| 0040103A . 6A 02 | PUSH 2 |
| 0040103C . 6A 01 0040103E . E8 C7FFFFFF | EBX 7FFD9000 |
| 00401043 . 83C4 0C | ADD ESP,0C |
| 00401046 . 5F 00401047 . 5E | ESI FFFFFFF |
| 00401048 . 5B | POP EBX |
| 00401000-Cu-0001 10040100 | EIP 0040103E functon0040103E |
| Address Hex dump | |
| 00422000 00 00 00 00 00 00 00 00 | a aa aa "] = 0012FF30 0000003 4 Arg3 = 00000003 |
| 00422010 00 00 00 00 00 00 00 | 0 00 00 12FF34 7C910228 ntdll.7C910228 |
| 00422018 00 00 00 00 00 00 | 0 00 00 . 0012FF38 FFFFFFF |
| | a aa aa ' 0012FF40 CCCCCCC |
| 00422030 00 00 00 00 00 00 00 | |
| 00422038 00 00 00 00 00 00 | |

Calls and Returns

| <pre>#include <stdio.h> #include <stdlib.h></stdlib.h></stdio.h></pre> | |
|--|---|
| <pre>void print_num(int, int, int);</pre> | |
| <pre>void main(int argc, char *argv[]) { print_num(1, 2, 3); }</pre> | |
| <pre>void print_num(int i1, int i2, int i3)</pre> | { |

| 00401070 r> 55 | PUSH_EBP | Registers (FPU) < | ~ |
|--|--|---|---------|
| 00401071 . 8BEC 00401073 . 83EC 40 00401076 . 53 00401077 . 56 00401078 . 57 00401079 . 8D7D C0 0040107C . B9 10000000 00401081 . B8 CCCCCCCC 00401086 . F3:AB | MOV EBP,ESP SUB ESP,40 PUSH EBX PUSH ESI PUSH EDI LEA EDI,DWORD PTR SS:[EBP-40 MOV ECX,10 MOV EAX,CCCCCCCC REP STOS DWORD PTR ES:[EDI] | EAX CCCCCCCC ECX 00000000 EDX 00430D50 EBX 7FFD9000 ESP 0012FF24 EBP 0012FF80 ESI FFFFFFF FDI 0012FF80 | |
| Address Hex dump | 6 0012FF24 00401043 | | 040100A |
| 00422000 < | 00000000000000000000000000000000000000 | ntdll.7C910228 | |

String Operation Instructions

INS, OUTS

- Input/output string from/to a port
- MOVS, MOVSB, MOVSW, MOVSD
 - Moves data from one string to another
- LODS, LODSB, LODSW, LODSD
 - Loads data into a string (DS:[(E)SI] to (E) AX)
- STOS, STOSB, STOSW, STOSD
 - Store data in a string (ES:[(E)DI] with (E)AX)

String Operation Instructions

- CMPS, CMPSB, CMPSW, CMPSD
 - Compares strings in memory
- SCAS, SCASB, SCASW, SCASD
 - Compare a string (aka scan string)

Repeat String Operation Instructions

- REP, REPE, REPZ, REPNE, REPNZ
 - Repeats using the ECX register
 - REPxx

Where xx is a string operation instruction

Interrupt Instructions

- INT

- Generate a software interrupt
- INT 3h
 - Debugger breakpoint
 - Instruction hex value: \xCC or \xCD\x03
- INT 80h
 - Unix system call
- RETI
 - Return from interrupt

Questions/Comments?

Some IA-32 Pictures from: http://www.intel.com/products/processor/manuals/